Introduction
High packing density, high speed and low power consumption are the keys towards economically attractive signal-processing circuits. The high volume of digital CMOS circuits production, the high yield expectation and the demand for combined digital and analog circuits have challenged to exploit the possibilities of CMOS technology for analog applications.
A major problem in integrated continuous-time active RC filter applications is to achieve controlled, accurate and reproducible integration time constants. In SC-technology [1] , [2] reproducible time constants are defined by means of capacitance ratios and the clock frequency. For switched capacitor circuit realization, also analog amplifiers [3] - [4] and switches had to [5] . An approach to linearize transconductances is the application of CMOS Square-Law circuits to construct linear V-I converters and linear I-V converters with electronically controlled linear input resistance [6] . In both the MOSFET-C filters as well as in transconductance circuits, the time constants have to be electronically controlled via reference tuning circuits [7] , [9] , This paper will review the basic circuit building blocks for continuous-time CMOS filters. Special attention is given to a graphical representation of the MOST I-V linearization techniques.
Simple MOST <7)
The currents of (6) and (7) (5) it follows for the MOST channel conductance:
Graphically, the MOST current flowing in G is proportional to the shaded area in fig. la 
